

Express Mail No.: EF272757665US

**APPLICATION  
FOR  
UNITED STATES LETTERS PATENT**

**APPLICANT NAME:** Bartholomew Blaner and Arnold Steven Tran

**TITLE:** SYSTEM AND METHOD FOR DATA  
PROCESSING SYSTEM INITIALIZATION

**DOCKET NO.:** BUR920000183US1

**INTERNATIONAL BUSINESS MACHINES CORPORATION**

09898812-070501

## BACKGROUND OF THE INVENTION

5

### 1. Technical Field:

10

## 2. Description of the Related Art:

[illegible]

25

30

not have the desired flexibility to initialize the data processing system to a configuration specifically adapted for a particular application.

09898812.070501  
T05040.2T886860

## SUMMARY OF THE INVENTION

To overcome the foregoing and additional limitations in the prior art, the present invention provides a data processing system having three initialization systems. The data processing system includes an apparatus for selecting which initialization system is utilized by the data processing system. This apparatus may include a multiplexor, a set of control resistors, a user-defined control input, multiple parameter registers, and a command decoder. The data processing system is initialized by one of the initialization systems coupled to an initialization input.

In a preferred embodiment, the first system for initializing a data processing system utilizes an initialization input coupled to the set of initialization resistors. The initialization input specifies a first set of initialization data. The second system for initializing a data processing system includes a serial non-volatile memory storing a second set of initialization data that is serially transmitted to the parameter registers. The third system for initializing a data processing system includes a parallel non-volatile memory storing a third set of initialization data that is transmitted in parallel to the parameter registers.

In a method of initializing a data processing system according to the present invention, a control signal is output by the set of initialization resistors, in response to a user-defined control input. Depending on a value of the control signal, the multiplexor designates a selected initialization system among a plurality of initialization systems. The selected initialization system relays a set of initialization data to the parameter registers.

## BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

**Figure 1** depicts a detailed block diagram of an exemplary host data processing system that may be utilized to implement a preferred embodiment of the present invention;

**Figure 2** illustrates a detail block diagram of an exemplary data processing system that may be utilized to implement a preferred embodiment of the present invention; and

**Figure 3** is a high-level logic flowchart depicting a method of initializing the data processing system illustrated in **Figure 2** in accordance with a preferred embodiment of the present invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference now to the figures, and in particular with reference to **Figure 1**, there is depicted an exemplary host data processing system **10** in accordance with the present invention. Host data processing system **10** includes a host processor **12** and a host memory **20** coupled to a host interconnect **14**, which may be implemented as a bus, a switch, or any other type of coupling apparatus. Multiple additional components **16a-16n** may be coupled to host interconnect **14**. Components **16a-16n** can be any type of peripheral device, such as a hard disk drive or a compact disk read-only memory (CD-ROM) drive. Host data processing system **10** further includes a data processing system **100** coupled to host interconnect **14**, parallel non-volatile memory **118**, serial non-volatile memory **120**, and a reset circuit **134** that can be utilized to restart data processing system **100**.

Referring to **Figure 2**, there is illustrated a more detailed block diagram of an embodiment of data processing system **100** in accordance with the present invention. In the depicted embodiment, data processing system **100** is implemented as a system-on-a-chip (SOC). An SOC typically includes several complex circuit blocks, or modules, within the bounds of a single integrated circuit substrate. The basic concept behind SOC design involves placing logic cores or memory macros in an integrated circuit substrate much the same way off-the-shelf components are placed on printed circuit boards, then adding memory, logic, and data path or interconnect coupling in order to implement system level integration. SOC's address the need for higher chip densities and permit data processing system functionality such as audio, video, and graphics, which have typically been coupled to a processor at the card level, to be integrated into a single integrated circuit substrate.

Data processing system **100** includes a processor **102** coupled to interconnect **104**, which may be implemented as a bus, a switch, or any other type of coupling

apparatus. In addition, data processing system 100 may include a plurality of other components, illustrated generally at reference numeral 136a-136n. An external reset circuit 134, coupled to processor 102, is utilized to reset data processing system 100. Following reset, multiple parameter registers 114 must be loaded with proper initialization data required to operate data processing system 100.

"Initialization" is defined herein as the startup of a data processing system and its required components. For example, a component in data processing system 100 that requires initialization is a central clock generation block. The central clock generation block produces clock pulses for various components of the data processing system by multiplying a reference clock input in frequency utilizing a phase-locked loop, and further dividing the phase-locked loop output clock signal by various values to produce the correct clock pulses. The values for the multiplier and dividers are required before the data processing system 100 can operate at functional clock frequencies and are considered part of the necessary initialization data. In accordance with a preferred embodiment of the present invention, data processing system 100 includes three initialization systems for initializing data processing system 100 by loading parameter register 114 with user-specified initialization data.

The first system for initializing a data processing system includes an initialization input 130, implemented as multiple input/output pads located at the perimeter of data processing system 100 and coupled to a set of initialization resistors 124a-124n. Initialization resistors 124a-124n output an initialization signal in response to a signal applied by an external source, such as a coupling to a ground or power rail, to initialization input 130. This initialization signal represents a first set of initialization data that can be utilized to initialize data processing system 100, and is coupled to a first input of multiplexor 110.

The second system for initializing a data processing system includes a serial non-volatile memory **120** coupled to a serial non-volatile memory controller **108** via serial interface **122**. Stored in serial non-volatile memory **120** is a second set of initialization data which can be utilized to initialize data processing system **100**. Serial non-volatile memory controller **108** is further coupled to a second input of multiplexor **110**. When the second input of multiplexor **110** is selected, serial non-volatile memory controller **108** regulates the transfers of the second set of initialization data through multiplexor **110**.

The third system for initializing a data processing system includes a parallel non-volatile memory **118** coupled to parallel non-volatile memory controller **106** via parallel interface **116**. Parallel non-volatile memory **118** stores a third set of initialization data which can be utilized to initialize data processing system **100**. A command decoder **128** is coupled to both parallel non-volatile memory controller **106** and processor **102**. Command decoder **128** filters instructions issued from processor **102** for a specific set of instructions that cause the third set of initialization data to be directed to multiplexor **110**.

Multiplexor **110** is coupled to initialization resistors **124a-124n**, serial non-volatile memory controller **108**, and command decoder **128**. Multiplexor **110** selects a set of initialization data to be relayed to multiple parameter registers **114**, in response to a control signal output from a set of control resistors **126a-126n**. The control signal is generated in response to a user-defined control input **132**, applied by an external source, such as a coupling to a ground or power rail, which specifies which one of the above described data processing system initialization systems is to be utilized to initialize data processing system **100**. User-defined control input **132** is implemented as multiple input/output pads located at the perimeter of data processing system **100**.

TOP SECRET



Now referring to **Figure 3**, a high-level logic flowchart illustrating a method of selecting a system for initializing a data processing system in accordance with the present invention is depicted. A preferred embodiment of the present invention can implement the method of selecting a system for initializing a data processing system utilizing processor **102**, control resistors **126a-126n**, user-defined control input **132**, and multiplexor **110**.

As illustrated, the process begins at block **200** and then continues to block **202**, which illustrates external reset circuit **134** issuing a start-up or reset command to processor **102** that restarts data processing system **100**. Next, as depicted at block **204**, a control signal is relayed to multiplexor **110** by control resistors **126a-126n** in response to a signal applied by the user to user-defined control input **132**.

The process then continues to block **206**, which illustrates multiplexor **110**, in response to the control signal, selecting from among its inputs a set of initialization data to store in parameter registers **114**. If a user specifies a first option at user-defined control input **132**, the first set of initialization data output from initialization resistors **124a-124n** is selected and relayed through multiplexor **110** to parameter registers **114**. If the user specifies a second option at user-defined control input **132**, the second set of initialization data is serially transmitted from serial non-volatile memory **120** and relayed through multiplexor **110** to parameter registers **114** by serial non-volatile memory controller **108**. Finally, if the user specifies a third option at user-defined control input **132**, a default set of initialization data is written to parameter registers **114** by external reset circuit **134** through command decoder **128**. This default set of initialization data enables processor **102** and parallel non-volatile memory controller **106** to perform at a minimal level of operation.

"Minimal level of operation" is herein defined as a level of operation sufficient to complete an initialization process of a data processing system. For example, a data

processing system includes a processor designed to perform complex computations is rated at 200 MHz. To reach the 200 MHz performance level, a set of parameter registers of the data processing system must be set to particular values specified in the aforementioned set of initialization data. However, in most processors, if parameter registers are set to default values, the processor might run at 1 MHz. At that level of performance, the processor would be inadequate for calculating complex computations, but is sufficient for relaying a set of initialization data from a parallel non-volatile memory to the parameter registers for complete initialization of data processing system.

Processor **102**, while performing at a minimal level of operation, retrieves the third set of initialization data from parallel non-volatile memory **118** and sends an instruction instructing command decoder **128** to relay the third set of initialization data to parameter registers **114** through command decoder **128** and multiplexor **110**.

As described above, an improved system and method for initializing a data processing system is presented. An exemplary data processing system, as implemented according to a preferred embodiment of the present invention, includes three systems for initializing the data processing system and a multiplexor for selecting between the three systems. A user-defined control input receives a signal from a user that designates which one of the three initialization systems is utilized in the initialization of the data processing system. A set of control resistors outputs a control signal to the multiplexor, which determines the selected initialization system utilized, in response to the signal from the user.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

09698812-070501